
clk
addr[3:0]
data_in[15:0]
cs
we
oe
mem_reg
WCLK
WE2
RA1[3:0]
WA2[3:0]
WD2[15:0]
RO1[15:0]
RTL_RAM
tmp_data_reg[15:0]
C
CE
D
Q
RTL_REG
data_out__0
I[15:0]
O[15:0]
OE[15:0]
RTL_TRISTATE
data_out[15:0]
RTL_AND
I0
I1
O
RTL_AND
tmp_data0_i
RTL_AND
data_out1_i
RTL_INV
data_out0_i
RTL_AND
data_out1_i__0
RTL_AND